

FN7016.2

Medium Power Differential Line Driver

Data Sheet

The EL1511 is a dual operational amplifier designed for customer premise line driving in DMT ADSL solutions. This device features a high drive capability of 360mA while consuming only 7.5mA of supply current per amplifier and operating from a single 5V to 15V supply. This driver achieves a typical distortion of less than -85dBc, at 150kHz into a 25 Ω load. The EL1511 is available in the thermally-enhanced 16 Ld SOIC (0.150") and a 16 Ld QFN (4x4mm) packages. The EL1511 is specified for operation over the full -40°C to +85°C temperature range. Electrical characteristics are given for typical 15V supply operation.

The EL1511 has two control pins, C_0 and $C_1,$ which allow the selection of full I_S power, 3/4-I_S, 1/2-I_S, and power-down modes.

The EL1511 is ideal for ADSL, SDSL, and HDSL2 line driving applications for single power supply, high voltage swing, and low power.

The EL1511 maintains excellent distortion and load driving capabilities even in the lowest power settings.

Pinouts



NOTE: * These GND pins are heat spreaders

Features

• Drives up to 360mA from a +15V supply

April 10, 2007

- 24VP-P differential output drive into 25 Ω and 26VP-P differential output drive into 100 Ω
- -85dBc typical driver output distortion at full output at 150kHz
- Low quiescent current of 3.5mA per amplifier at 1/2-I_S current mode
- Disable down to 1.5mA
- Pb-free plus anneal available (RoHS compliant)

Applications

- ADSL CSA line driving
- ADSL full rate CPE line driving
- G.SHDSL, HDSL2 line driver
- · Video distribution amplifier
- · Video twisted-pair line driver



PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
EL1511CS	EL1511CS	-	16 Ld SO (0.150")	MDP0027
EL1511CS-T7	EL1511CS	7"	16 Ld SO (0.150")	MDP0027
EL1511CS-T13	EL1511CS	13"	16 Ld SO (0.150")	MDP0027
EL1511CSZ (See Note)	EL1511CSZ	-	16 Ld SO (0.150") (Pb-Free)	MDP0027
EL1511CSZ-T7 (See Note)	EL1511CSZ	7"	16 Ld SO (0.150") (Pb-Free)	MDP0027
EL1511CSZ-T13 (See Note)	EL1511CSZ	13"	16 Ld SO (0.150") (Pb-Free)	MDP0027
EL1511CL	1511CL	-	16 Ld QFN	MDP0046
EL1511CL-T7	1511CL	7"	16 Ld QFN	MDP0046
EL1511CL-T13	1511CL	13"	16 Ld QFN	MDP0046
EL1511CLZ (See Note)	1511CLZ	-	16 Ld QFN (Pb-Free)	MDP0046
EL1511CLZ-T7 (See Note)	1511CLZ	7"	16 Ld QFN (Pb-Free)	MDP0046
EL1511CLZ-T13 (See Note)	1511CLZ	13"	16 Ld QFN (Pb-Free)	MDP0046

Ordering Information

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings (T_A = +25°C)

V _S + to V _S - Supply Voltage	Current into any Input 8mA
V _S + Voltage to Ground	Continuous Output Current
V _S - Voltage to Ground	Operating Temperature Range40°C to +85°C
Input C_0/C_1 to Ground	Storage Temperature Range60°C to +150°C
V _{IN} + Voltage V _S - to V _S +	Operating Junction Temperature40°C to +150°C
	Power Dissipation See Curves

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications	V _S = ±7.5V, R _F = 1.5kΩ, R _I	= 100 Ω to mid supply, T _A	A = +25°C unless otherwise specified
---------------------------	--	--	--------------------------------------

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMAN	CE					
BW	-3dB Bandwidth	A _V = +4		70		MHz
HD	Total Harmonic Distortion	f = 150kHz, V_0 = 16 V_{P-P} , R_L = 25Ω		-85		dBc
dG	Differential Gain	$A_V = +2, R_L = 37.5\Omega$		0.15		%
dθ	Differential Phase	$A_V = +2, R_L = 37.5\Omega$		0.1		0
SR	Slewrate	V _{OUT} from -3V to +3V		500		V/µs
DC PERFORMAN	CE					
V _{OS}	Offset Voltage		-20		20	mV
ΔV_{OS}	V _{OS} Mismatch		-10		10	mV
R _{OL}	Transimpedance	V _{OUT} from -4.5V to +4.5V	0.7	1.4	2.5	MΩ
INPUT CHARACT	ERISTICS					
I _B +	Non-Inverting Input Bias Current		-5		5	μA
I _B -	Inverting Input Bias Current		-30		30	μA
ΔI _B -	I _B - Mismatch		-30		30	μA
e _N	Input Noise Voltage			2.8		nV∕√Hz
i _N	-Input Noise Current			19		pA∕√Hz
VIH	Input High Voltage	C ₀ and C ₁ inputs	2.3			V
VIL	Input Low Voltage	C ₀ and C ₁ inputs			1.5	V
I _{IH1}	Input High Current for C1	C ₁ = 5V	0.2		8	μA
I _{IHO}	Input High Current for C ₀	C ₀ = 5V	0.1		4	μA
IIL	Input Low Current for C_1 or C_0	$C_1 = 0V, C_0 = 0V$	-1		1	μA
OUTPUT CHARAG	CTERISTICS					-
V _{OUT}	Loaded Output Swing (single ended)	$V_S = \pm 7.5$, $R_L = 100\Omega$ to GND	±6.3	±6.5		V
		$V_S = \pm 7.5$, $R_L = 25\Omega$ to GND	±5.7	±6.0		V
IOUT	Output Current	$R_L = 0\Omega$		450		mA
SUPPLY						
VS	Supply Voltage	Single supply	5		15	V
I _S + (Full Power)	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 0V$		7	9.25	mA
I _S - (Full Power)	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 0V$		-6.4	-8.75	mA
I _S + (3/4 Power)	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = 5V$, $C_1 = 0V$		5.3	7.25	mA

•	0 1					•
PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
I _S - (3/4 Power)	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = 5V$, $C_1 = 0V$		-4.7	-6.75	mA
I _S + (1/2 Power)	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = 0V$, $C_1 = 5V$		3.3	5.75	mA
I _S - (1/2 Power)	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = 0V$, $C_1 = 5V$		-2.7	-5.2	mA
I _S + (Power Down)	Positive Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 5V$		0.6	1.025	mA
I _S - (Power Down)	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 5V$		0	-0.525	mA
I _{GND}	GND Supply Current per Amplifier	All outputs at 0V		0.6	1	mA

Electrical Specifications $V_S = \pm 7.5V$, $R_F = 1.5k\Omega$, $R_L = 100\Omega$ to mid supply, $T_A = +25^{\circ}C$ unless otherwise specified. (Continued)

Pin Descriptions

EL1511CS 16 Ld SO (0.150")	EL1511CL 16 Ld QFN	PIN NAME	PIN FUNCTION	EQUIVALENT CIRCUIT
1	1, 5, 6, 12, 15	NC	Not Connected	
2, 15	13, 16	OUT	Output	····· V _S +
3, 14	2, 11	VIN-	Inverting Input	
4, 5, 7, 12, 13	4	GND	Ground Pins	
6, 11	3, 10	VIN+	Non-inverting Input	Reference Circuit 2
8	7	VS-	Negative Supply	
9	8	CO	Power Control	V _S + I _{BIAS} 1.8V Q1 Q1 Q2 CIRCUIT 3
10	9	C1	Power Control	Reference Circuit 3

Typical Performance Curves















FIGURE 2. DIFFERENTIAL FREQUENCY RESPONSE (FULL POWER MODE)



FIGURE 4. DIFFERENTIAL FREQUENCY RESPONSE (3/4 POWER MODE)



















FIGURE 8. DIFFERENTIAL FREQUENCY RESPONSE (FULL POWER MODE)



FIGURE 10. DIFFERENTIAL FREQUENCY RESPONSE (3/4 POWER MODE)



FIGURE 12. DIFFERENTIAL FREQUENCY RESPONSE (1/2 POWER MODE)







FIGURE 15. DIFFERENTIAL FREQUENCY RESPONSE vs CL (3/4 POWER MODE)



FIGURE 17. DIFFERENTIAL FREQUENCY RESPONSE vs CL (1/2 POWER MODE)



FIGURE 14. DIFFERENTIAL FREQUENCY RESPONSE vs CL (FULL POWER MODE)



FIGURE 16. DIFFERENTIAL FREQUENCY RESPONSE vs C_L (3/4 POWER MODE)



FIGURE 18. DIFFERENTIAL FREQUENCY RESPONSE vs C_L (1/2 POWER MODE)



FIGURE 19. DIFFERENTIAL BANDWIDTH vs SUPPLY VOLTAGE



FIGURE 21. DIFFERENTIAL PEAKING vs SUPPLY VOLTAGE



FIGURE 23. CHANNEL ISOLATION vs FREQUENCY



FIGURE 20. DIFFERENTIAL TOTAL HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE



FIGURE 22. DIFFERENTIAL TOTAL HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE



FIGURE 24. DIFFERENTIAL TOTAL HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE















FIGURE 26. DIFFERENTIAL HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE (FULL POWER MODE)



FIGURE 28. DIFFERENTIAL HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE (3/4 POWER MODE)



FIGURE 30. DIFFERENTIAL HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE (1/2 POWER MODE)















FIGURE 32. DIFFERENTIAL TOTAL HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE



FIGURE 34. DIFFERENTIAL TOTAL HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE











FIGURE 39. DIFFERENTIAL PHASE



FIGURE 41. SUPPLY CURRENT vs SUPPLY VOLTAGE











FIGURE 42. INPUT BIAS CURRENT vs TEMPERATURE



FIGURE 43. POSITIVE SUPPLY CURRENT vs TEMPERATURE



FIGURE 45. OUTPUT VOLTAGE vs TEMPERATURE



FIGURE 47. SLEW RATE vs TEMPERATURE



FIGURE 44. OFFSET VOLTAGE vs TEMPERATURE



FIGURE 46. TRANSIMPEDANCE vs TEMPERATURE



FIGURE 48. POWER SUPPLY REJECTION vs FREQUENCY



FIGURE 49. VOLTAGE AND CURRENT NOISE vs FREQUENCY



FIGURE 51. TRANSIMPEDANCE (ROL) vs FREQUENCY



FIGURE 53. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE



FIGURE 50. OUTPUT IMPEDANCE vs FREQUENCY (ALL POWER LEVELS)



FIGURE 52. PACKAGE POWER DISSIPATION AND THERMAL RESISTANCE

Applications Information

Product Description

The EL1511 is a dual operational amplifier designed for customer premise driver functions in DMT ADSL solutions and is built using Elantec's proprietary complimentary bipolar process. Due to the current feedback architecture, the EL1511 closed-loop 3dB bandwidth is dependent on the value of the feedback resistor. First the desired bandwidth is selected by choosing the feedback resistor, R_F, and then the gain is set by picking the gain resistor, R_G. The curves at the beginning of the Typical Performance Curves section show the effect of varying both R_F and R_G.

Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended. Lead lengths should be as short as possible, below ¼. The power supply pins must be well bypassed to reduce the risk of oscillation. A 1.0 μ F tantalum capacitor in parallel with a 0.01 μ F ceramic capacitor is adequate for each supply pin.

For good AC performance, parasitic capacitances should be kept to a minimum, especially at the inverting input (see Capacitance at the Inverting Input section). This implies keeping the ground plane away from this pin. Carbon resistors are acceptable, while use of wire-wound resistors should not be used because of their parasitic inductance. Similarly, capacitors should be low inductance for best performance. Use of sockets, particularly for the SO (0.150") package, should be avoided. Sockets add parasitic inductance and capacitance which will result in peaking and overshoot.

Capacitance at the Inverting Input

Due to the topology of the current feedback amplifier, stray capacitance at the inverting input will affect the AC and transient performance of the EL1511 when operating in the non-inverting configuration.

In the inverting gain mode, added capacitance at the inverting input has little effect since this point is at a virtual ground and stray capacitance is therefore not "seen" by the amplifier.

Feedback Resistor Values

The EL1511 has been designed and specified with $R_F = 1.5k\Omega$ for $A_V = +5$. This value of feedback resistor yields relatively flat frequency response with <1.5dB peaking out to 60MHz. As is the case with all current feedback amplifiers, wider bandwidth, at the expense of slight peaking, can be obtained by reducing the value of the feedback resistor. Inversely, larger values of feedback resistor will cause rolloff to occur at a lower frequency. By reducing R_F to $1k\Omega$, bandwidth can be extended to 70MHz with 3.0dB of peaking. See the curves in the Typical Performance Curves section which show 3dB bandwidth and peaking vs frequency for various feedback resistors.

Power Dissipation

The EL1511 amplifier combines both high speed and large output current drive capability at a moderate supply current in very small packages. It is possible to exceed the maximum junction temperature allowed under certain supply voltage, temperature, and loading conditions. To ensure that the EL1511 remains within its absolute maximum ratings, the following discussion will help to avoid exceeding the maximum junction temperature.

The maximum power dissipation allowed in a package is determined by its thermal resistance and the amount of temperature rise according to:

$$\mathsf{P}_{\mathsf{DMAX}} = \frac{\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{AMAX}}}{\theta_{\mathsf{JA}}}$$

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage plus the power in the IC due to the load, or:

$$P_{DMAX} = 2 \times V_{S} + (V_{S} - V_{OUT}) \times \frac{V_{OUT}}{R_{L}}$$

where I_S is the supply current. (To be more accurate, the quiescent supply current flowing in the output driver transistor should be subtracted from the first term because, under loading and due to the class AB nature of the output stage, the output driver current is now included in the second term.)

In general, an amplifier's AC performance degrades at higher operating temperature and lower supply current. Unlike some amplifiers, the EL1511 maintains almost constant supply current over temperature so that AC performance is not degraded as much over the entire operating temperature range.

Estimating Line Driver Power Dissipation in ADSL CPE Application

The below figure shows a typical ADSL CPE line driver implementation. The average line power requirement for the ADSL CPE application is 13dBM (20mW) into a 100W line. The average line voltage is $1.41V_{RMS}$. The ADSL DMT peak to average ratio (crest factor) of 5.3 implies peak voltage of 7.5V into the line. Using a differential drive configuration and transformer coupling with standard back termination, a transformer ratio of 1:2 is selected. With 1:2 transformer ratio, the impedance across the driver side of the transformer is 25Ω , the average voltage is $0.705V_{RMA}$ and the average current is 28.2mA. The power dissipated in the EL1511 is a combination of the quiescent power and the output stage power when driving the line:

 $PD = P_{quiescent} + P_{output-stage}$

 $PD = V_{S} \times I_{Q} + (V_{S} - 2 \times V_{OUT-RMS}) \times I_{OUT-RMS}$

In the $\frac{1}{2}$ power mode, the EL1511 consumes typically 6.6mA quiescent current and still able to maintain very low distortion. The distortion results are shown in typical

performance section of the data sheet. When driving a load, a large portion (about 50%) of the quiescent current becomes output load current:

$$PD ~=~ 12 \times (6.6 mA \times 50\%) + (12V - 2 \times 0.705) \times 28.2 mA$$

where:

PD = 338mW

Assuming a maximum ambient temperature of 85°C and keeping the junction temperature less than 150°C, the maximum thermal resistance from junction to ambient required is:

$$\Theta_{JA} = \frac{150 - 85}{338 \text{ mW}} = 192^{\circ}\text{C/W}$$

With proper layout, the EL1511CS package can achieve 47°C/W, well below the thermal resistance required by the application.



PCB Layout Considerations for Thermal Packages

The EL1511 die is packaged in two different thermal efficient packages, the 16 Ld SO and 16 Ld QFN packages. The 16 Ld SO package has the same dimensions as standard 0.15" wide narrow body 16 Ld SO package with a special fused lead frame that extends out through the center ground pins. Both packages can use PCB surface metal vias areas and internal ground planes, to spread heat away from the package. The larger the PCB area the lower the junction temperature of the device will be. In XDSL applications, multiple layer circuit boards with internal ground plane are generally used. 13 mil vias are recommended to connect the metal area under the device with the internal ground plane. Examples of the PCB layouts are shown in the figures below that result in thermal resistance θ_{JA} of 37°C/W for the QFN package and 47°C/W for the SO package. The thermal resistance is obtained with the EL1511CL and CS demo boards. The demo board is a 4-layer board built with 2oz. copper and has a dimension of 4in². Note, the user must follow the thermal layout guideline to achieve these results.

A separate Application Note for the QFN package and layout recommendations is also available.



INTERNAL GROUND PLANE (16 Ld QFN)



INTERNAL GROUND PLANE (16 Ld SO)

QFN (Quad Flat No-Lead) Package Family











<u>DETAIL X</u>

MDP0046

QFN (QUAD FLAT NO-LEAD) PACKAGE FAMILY (COMPLIANT TO JEDEC MO-220)

		MILLIM				
SYMBOL	QFN44	QFN38	QFN32		TOLERANCE	NOTES
Α	0.90	0.90	0.90	0.90	±0.10	-
A1	0.02	0.02	0.02	0.02	+0.03/-0.02	-
b	0.25	0.25	0.23	0.22	±0.02	-
С	0.20	0.20	0.20	0.20	Reference	-
D	7.00	5.00	8.00	5.00	Basic	-
D2	5.10	3.80	5.80	3.60/2.48	Reference	8
E	7.00	7.00	8.00	6.00	Basic	-
E2	5.10	5.80	5.80	4.60/3.40	Reference	8
е	0.50	0.50	0.80	0.50	Basic	-
L	0.55	0.40	0.53	0.50	±0.05	-
Ν	44	38	32	32	Reference	4
ND	11	7	8	7	Reference	6
NE	11	12	8	9	Reference	5

		MI	TOLER-				
SYMBOL	QFN28	QFN24	QFN20		QFN16	ANCE	NOTES
А	0.90	0.90	0.90	0.90	0.90	±0.10	-
A1	0.02	0.02	0.02	0.02	0.02	+0.03/ -0.02	-
b	0.25	0.25	0.30	0.25	0.33	±0.02	-
С	0.20	0.20	0.20	0.20	0.20	Reference	-
D	4.00	4.00	5.00	4.00	4.00	Basic	-
D2	2.65	2.80	3.70	2.70	2.40	Reference	-
E	5.00	5.00	5.00	4.00	4.00	Basic	-
E2	3.65	3.80	3.70	2.70	2.40	Reference	-
е	0.50	0.50	0.65	0.50	0.65	Basic	-
L	0.40	0.40	0.40	0.40	0.60	±0.05	-
Ν	28	24	20	20	16	Reference	4
ND	6	5	5	5	4	Reference	6
NE	8	7	5	5	4	Reference	5

NOTES:

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Tiebar view shown is a non-functional feature.
- 3. Bottom-side pin #1 I.D. is a diepad chamfer as shown.
- 4. N is the total number of terminals on the device.
- 5. NE is the number of terminals on the "E" side of the package (or Y-direction).
- ND is the number of terminals on the "D" side of the package (or X-direction). ND = (N/2)-NE.
- 7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown.
- 8. If two values are listed, multiple exposed pad options are available. Refer to device-specific datasheet.

Rev 11 2/07

Small Outline Package Family (SO)







MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
с	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
Ν	8	14	16	16	20	24	28	Reference	-

Rev. M 2/07

NOTES:

- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

